Abstract. We present a fabrication process for graphene-based devices where a graphene monolayer is suspended above a local metallic gate placed in a trench. As an example we detail the fabrication steps of a graphene field-effect transistor. The devices are built on a bare high-resistivity silicon substrate. At temperatures of 77 K and below, we observe the field-effect modulation of the graphene resistivity by a voltage applied to the gate. This fabrication approach enables new experiments involving graphenebased superconducting qubits and nano-electromechanical resonators. The method is applicable to other two-dimensional materials.
Introduction
Graphene physics has become a broad and very active field of research since singlelayer graphene sheets have been successfully isolated ten years ago [1] . On the one hand, exceptional structural properties, such as two-dimensional crystalline order over macroscopic scale, make graphene a rich playground for investigating fundamental physics problems. Graphene research topics include dynamics of massless Dirac fermions [2] , quantum Hall effect [3] , Klein paradox [4] , conductance quantization [5] , quantum billiards [6] , and superconducting proximity effect [7] . On the other hand, the potential applications of graphene in micro-and nanotechnologies have triggered intense interest [8] . For instance, the outstanding electrical and mechanical properties of graphene could be the basis for next-generation transistors [9, 10] and for classical and quantum nanoelectromechanical (NEM) devices [11, 12] . Graphene is a versatile material allowing 2D electronic transport to be investigated in different regimes. By patterning devices with a length of the conduction channel varying by orders of magnitude (a few tens of nanometers up to centimeters), one easily explores the ballistic and diffusive regimes of electronic transport. Moreover, applying an electric field in the vicinity of a graphene sheet enables the modulation of the carrier mobility. This offers a new degree of freedom compared to metals or 2D electron gases in GaAs/GaAlAs heterostructures.
A convenient method to study electron transport in graphene is based on the field effect transistor (FET) geometry, where a graphene sheet is galvanically connected to two metallic electrodes and capacitively coupled to a metallic gate [1] . The easiest and most common route of fabricating such devices relies on a doped semiconducting substrate covered by an insulating layer. The substrate, typically doped silicon, is used as a backgate to modulate the density of carriers in graphene. Although this method and its refinements have proven very successful, in pratice it has the following limitations in investigating the properties of graphene. Firstly, there is evidence that the intrinsic properties of graphene are impaired when directly lying on a bulk material (the insulating layer in this case). Interactions with the substrate introduce a scattering mechanism for electrons travelling through the conducting channel which reduces their mobility [13, 14] (a noteworthy exception is boron nitride substrate, onto which graphene performs well due to the matching of both hexagonal lattices [15] ). Secondly, trapped charges in the oxide locally modify the electrical potential set by the backgate [16] . Lastly, the use of the substrate as a backgate makes it difficult to integrate several graphene devices on the same chip, for which multiple local gates are required.
The presence of a doped substrate is also detrimental to systems sensitive to energy losses. This includes superconducting qubits and electromagnetic resonators operating in the GHz frequency range. Superconductor-graphene-superconductor junctions have been shown to exhibit Josephson tunneling with a critical current tunable by the gate voltage [7, 17, 18] . Such junctions could be used as building blocks for superconducting qubits, SQUIDs [19, 20] , and superconducting circuits to study quantum optics at microwave frequencies [21] . In state-of-the-art superconducting qubits, the amorphous nature of the oxide forming the Josephson junctions sets a limit on performances: structural defects in the barriers result in fluctuating electric and magnetic fields that couple to the qubit and impair its coherence [22] . Replacing the amorphous oxide with a well ordered material like graphene has the potential to improve the coherence times of superconducting qubits. However, qubits with long coherence times as well as microwave resonators with high quality factors are produced on insulating substrates such as high-resistivity silicon or sapphire [23, 24] . In this context, using a doped silicon substrate to gate a graphene Josephson junction must be avoided since its high density of mobile carriers leads to unacceptable radiofrequency losses. This problem may also be of concern in graphene NEMs operating in the GHz frequency range. In this article we present a fabrication method that circumvents the aforementioned drawbacks of graphene devices fabricated on doped silicon substrate. Some of the problems have already been addressed separately. Local gates have been implemented [9, 25, 26] . FETs based on suspended graphene have been successfully fabricated, preventing interaction with the substrate and demonstrating an enhanced mobility [27] . However, to the best of our knowledge, there is no report yet of a suspended graphene FET with a local gate built on an insulating susbtrate. We note that two recent publications [28, 29] describe a fabrication process that shares common features with our own. The goal of those works was to build graphene mechanical resonators working at RF frequencies. However, in contrast to the present paper, those devices did not feature electrical contacts, neither was DC electrical characterization reported.
A schematic picture of our suspended graphene junction is shown in figure 1(A) . The substrate is unoxidized high-resistivity silicon. A trench is etched in the silicon.
A metallic electrode is deposited at the bottom of this trench to be used as a gate. A graphene monolayer is suspended over the trench. The gate is separated from the graphene only by air (or vacuum). The ohmic contacts are deposited over the graphene sheet at the edge of the trench, ensuring that the whole surface of the conduction channel -called junction all along this paper -is suspended. The conductance of the device (including that of the junction and its ohmic contacts) is measured as a function of gate voltage V g in a 4-point configuration, as shown in figure 1(B) . The devices investigated in this work have a short (L = 350 -500 nm) and wide (W = 4 -7 µm ) conduction channel, exhibiting typical graphene FET behaviour at low temperatures (4 to 77 K). The performance is comparable to that of unsuspended devices, with mobilities around 10,000 cm 2 /V/s at a carrier densisty of n = 10 11 cm −2 . However, the charge degeneracy point is found to be closer to zero gate voltage than that of typical graphene FETs lying on oxide, as expected and previously demonstrated for other types of suspended devices [30] .
The graphene junctions we introduce in this work satisfy all the requirements of high-transparency graphene Josephson junctions that could be used as building blocks for superconducting qubits. Indeed, compared to other recent implementations of suspended junctions [31] , our device lies on an insulating susbtrate, an important requirement for quantum information processing based on superconducting qubits. Moreover, the junctions could yield a well-controlled environment to investigate noise properties of transport in graphene [32, 33] . Finally, the fabrication process we introduce here could be adapted to fabricate nano-electromechanical resonators where a vibrating suspended graphene bridge or membrane is actuated at high frequency by a local gate [34] .
The paper is structured as follows: in Section 2 we describe the fabrication process of the device in detail. In Section 3 we present field-effect measurements carried out on a typical device at temperatures ranging from 4 to 300 K and discuss results obtained on other similar devices.
Fabrication of the suspended junctions
Suspended graphene junctions are fabricated in three main steps. Firstly, a trench is etched into the substrate and a metallic gate is deposited at the bottom of the trench. Secondly, a graphene monolayer is exfoliated, transferred and placed accross the trench and above the gate. In the last step, electrodes are patterned to electrically contact the graphene flake on both sides of the trench. 
Fabrication of the local metallic gate

Transfer of graphene monolayers above the gate
Graphene monolayers are transferred above the gate using a modified version of the wedging method described in Ref. [35] . To allow for an alignment with a precision of a few micrometers, the critical steps of the transfer are performed with the help of a micromanipulator based on a probe station originally designed for electrical measurements. The micromanipulator features a stage with horizontal and vertical translation control, a microscope, and two needle pins with XYZ control.
The graphene transfer step proceeds as follows. First, after the local gate is fabricated, the substrate (from now referred to as the destination substrate) is covered with PMMA. Next, electron beam lithography is performed to open a window of 100 × 100 µm 2 centered on the location where graphene is to be transferred. The PMMA acts as a protective layer as the transfer process would otherwise contaminate the destination substrate with graphite residues. Graphene layers are then obtained by mechanical exfoliation of kish graphite onto a separate Si/SiO 2 substrate ( figure 3(A) ), which we call the exfoliation substrate. Using Si/SiO 2 as a substrate enables the discrimination of one to few layer flakes by inspection with an optical microscope [36] . The number of layers is then confirmed by Raman spectrometry [37] , and a monolayer is selected for the transfer step to follow. A solution of cellulose acetate butyrate (CAB) in ethyl acetate 60 mg/mL, which is a hydrophobic polymer, is dripped onto the substrate, covering the graphene monolayer of interest. The latter is still distinguishable under the optical microscope after the CAB polymer dries off. The needles of the micromanipulator are used to punch markers around the monolayer ( figure 3(B) ). These markers will later allow for the alignment of the graphene relative to the gate on the destination substrate, onto which graphene is optically indiscernible.
Next, the exfoliation substrate is slowly dipped into deionized water ( figure 3(C) ). Since the SiO 2 substrate is hydrophilic while the CAB polymer is hydrophobic, water peels off the CAB polymer away from the substrate, whereas the graphene remains attached to the bottom of the polymer [35] . The polymer is then laid on top of the destination substrate ( figure 3(D) ). A film of water with thickness controlled by suction with a pipette separates the polymer from the destination substrate, allowing for the alignment of one relative to the other ( figure 3(E) ).
The alignment is achieved using the micromanipulator with needles poking into the polymer and holding it at a fixed position, while the substrate, which is attached to the stage, is displaced ( figure 3(F) ). The alignment is performed with the help of the markers previously defined onto the polymer. The precision of this alignment procedure is approximately 5 microns, which is sufficient given the typical graphene monolayer size. The substrate is then baked at 80
• C for about 10 minutes to evaporate the water film ( figure 3(G) ). After baking, the CAB polymer and the underlying protecting PMMA layer are dissolved in acetone ( figure 3(H) ). The device is further cleaned in acetone and isopropanol and finally blow-dried with nitrogen gas. In contrast to many fabrication methods of suspended graphene devices [30, 27] , our process does not require critical point drying.
The transfer area is next imaged by SEM at low electron dose (less than 1 µC/cm 2 at 10 keV) to prevent damaging the graphene layer [38, 39, 40] . The purpose of this observation is to ensure that the graphene overlaps with the trench continuously, and that large enough areas of graphene are present on both sides of the trench, minimizing the contact resistance with the electrodes to be patterned. Furthermore, precise measurements of the position of the graphene flake are performed to prepare the alignment of the next EBL step (patterning of electrodes). Finally, Raman spectrometry is performed to check the quality of the graphene monolayer after transfer. The absence of D peak in the Raman spectrum ensures that the graphene has not been degraded during the transfer process followed by SEM observation [38, 39, 40] .
Patterning of electrodes
In the last step of the fabrication process, contact electrodes are patterned using EBL. The substrate is coated with a PMMA monolayer. After the resist is exposed and developed, 5 nm of titanium and subsequently 50 to 120 nm of aluminum are evaporated. The final device is obtained after a lift-off step. Again, no critical point drying is required. Electrodes are designed in such a way that at least a few micron squared of graphene are covered on each side of the trench to minimize contact resistance. The metal should slightly overlap the trench close to the edge so that the graphene junction area is fully suspended. Graphene junctions of length L (cf. figure 1(B) ) designed from 300 to 500 nm were successfully fabricated. With this monolayer resist process lift-off is difficult on devices with shorter junctions. Due to the long aspect ratio of the junctions (W ≥ 5µm) a bilayer process is difficult to implement because the resist bridge defining the junction collapses.
Results and discussion of electrical measurements
In this section we present and discuss voltage versus current (V-I) characteristics measured on a typical device. The designed dimensions of the junction considered here are L = 7 µm and W = 500 nm. Other devices have been measured; their properties are summarized at the end of this section.
V-I characteristics of junctions
To measure the electric properties of the suspended junctions, the device is glued onto a printed circuit board (PCB) and wire-bonded. The PCB is attached and electrically connected to a sample holder. The sample holder is a copper box shielding the device from electromagnetic noise. Each biasing or measurement port is filtered by a two-stage RC low-pass filter (cutoff frequency ranging from 1 kHz to 2 MHz) in series with a copper powder filter to eliminate higher frequency noise. The sample holder is placed in vacuum in a cryostat enabling measurements from room temperature down to 4 K. Figure 4 shows the measurement setup. The junction is biased with a current I B delivered by a Yokogawa 7651 source. The voltage drop V m is measured by an Agilent 34401A multimeter. The gate voltage V g is applied between the gate electrode and the ground by another Yokogawa 7651 source used in voltage mode. R i , R v and R g are the series resistance added by the filters in the sample holder for the current, voltage and gate voltage leads, respectively. Since only direct current behaviour is of interest here, capacitors of the RC filters are not shown. At the chip level (area enclosed in the blue dashed line on figure 4) the junction is modeled by a resistor R J , which is modulated by the gate voltage V g applied through the capacitor C g . Unlike the other capacitances, C g is specifically shown for illustration purposes. The resistors R L , R L model parasitic resistances between the gate and souce/drain electrodes, as will be discussed in detail below. Figure 5 shows three sets of V-Is with varying gate voltages V g , corresponding to three different temperatures (300 K, 77 K and 4 K). Symbols are data points, and lines are linear fits.
At room temperature V-Is exhibit a nonconventional behaviour: except for V g = 0 (larger dots), the V-Is display a non-zero voltage at zero bias current: V m (I B = 0) = 0. As it will be explained quantitatively in the next subsection, we attribute this offset to gate leakages, i.e. a conduction path between the gate and the electrodes. Indeed, unlike common field-effect devices, in our device there is no truly insulating layer (such as silicon oxide or silicon nitride) between gate and electrodes, since both lie on the same substrate. The resistivity ρ Si of our silicon wafers is chosen to be very high (ρ Si > 10 kΩ.cm) but it is still much smaller than the resistivity of a good insulator (e.g. ρ SiO 2 = 10 14 − 10 16 Ω.cm). At lower temperatures, the V-Is don't show any offset as long as |V g | is kept below a threshold value, typically a few volts. When |V g | is larger than this threshold, the offset 
ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae
ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae To allow for a quantitative analysis of the data, we fit each V-I curve to a straight line V m (I B ) = ηI B + V 0 . η(V g ) is the slope in Ohms and V 0 (V g ) is the offset discussed above. Figure 6 shows η and V 0 versus gate voltage V g for the data sets presented on figure 5 . The error bars on V 0 have several origins: the standard deviation of the fitting procedure, the accuracy of the voltmeter and the accuracy of the current source. In an ideal field-effect device the slope η of the V-I is equal to the V g -dependent junction resistance R J . However, because of current leakages through the gate, part of the bias current I B doesn't flow through the junction. We present in the next subsection a model to take these leakage paths into account.
Circuit model
To quantitatively understand the V-Is presented in the previous subsection we need to account for gate leakages, i.e. the finite currents I L and I L flowing between the gate and the electrodes through the substrate. We model this effect by adding resistors of finite value R L and R L , respectively, between the gate and each electrode (cf. figure 4) . In the following we will assume that R L = R L due to the symmetry of the device. Using Kirchhoff laws, we can calculate the dependence of the fitting parameters η and V 0 introduced above on the circuit parameters, and so express the junction R J and leakage R L resistances as :
and
The expressions above are approximations neglecting terms according to R v R g and V 0 /V g 1. Before investigating in the next subsection the field-effect properties of the device (variations of R J versus V g ), we discuss the gate leakage determined based on Eq.2.
Extracting R L from the fitted η and V 0 using Eq.2 involves a division by V 0 . Thus when the uncertainty δV 0 on V 0 is larger than V 0 itself, the inferred value for R L is meaningless and should be discarded. On figure 6 we see that reliable values of R L can be extracted only at room temperature and for a few points at 77 K. At 4 K the leakage resistance cannot be reliably extracted for any value of the presented gate voltage range; however we have also measured V-Is at larger V g (data not shown) so that R L can be estimated.
At room temperature R L is nearly constant for V g < 0 with a value of 2 MΩ which increases to 7 MΩ as V g is increased from zero to 2 V. We considered a model for the leakage resistance based on two back-to-back Schottky diodes due to the two metal-semiconductor interfaces, and a resistor describing conduction through the silicon substrate. This model leads to a nearly V g -independent resistance of 3 MΩ for V g < 0, and larger values for V g > 0 , reaching up to 32 MΩ for V g = 2 V. The agreement is satisfactory given the simplicity of the model and is a strong indication that Schottky barriers and conduction through the substrate are the source of the measured resistance.
At 77 K and 4 K the leakage resistance is enhanced by at least two orders of magnitude: R L ≈ 1 to 2 GΩ in the V g range where it is computable. In the V g range where R L is not computable, we note that |V 0 | tends to be smaller than outside this range. In our parameter range, Eq.2 is dominated by a term proportional to 1/V 0 so the value of R L computed for V g at the border of the domain of the validity is a lower bound of the actual R L in the inaccessible range. We can then conclude that for V g ≈ 0, R L ≥ 2 GΩ both at 77 K and 4 K. This is consistent with an enhancement of the resistivity of the substrate (intrinsic silicon) and of the Schottky junctions as the temperature is lowered.
In conclusion, gate leakage plays a significant role at room temperature, offsetting the V-Is vertically for arbitrarily small values of the gate voltage V g and disturbing the FET behaviour. However at low temperature (T ≤ 77 K) gate leakage is strongly suppressed and is negligible over a fairly large range of V g .
Field-effect
Now we analyze the measured R J (V g ) at low temperature (77 K and 4 K) in terms of field effect. The mobility µ of the carriers in the graphene junction is given by:
where ρ s = R J W/L is the sheet resistivity of the graphene channel with R J extracted from data using Eq. 1, −e is the electron charge and n tot is the carrier surface density. n tot = n g + n b is the sum of two contributions: n g , induced by the gate electric field, and a background n b due to thermally excited carriers as well as charges trapped in the vicinity of the graphene sheet. Using a parallel plate capacitor model,
where 0 is the vacuum permittivity, r = 1 is the relative permittivity of the insulator (here vacuum) and t = 180 nm is the separation between the gate surface and the graphene sheet. We note that for gate voltages up to ±20 V the attractive electrostatic force between the gate and the graphene bridge is less than 25 nN, yielding a negligible deformation of the structure [30] so that t does not depend on V g . The other contribution, n b , to the carrier surface density is constant and determined by setting the condition n tot (V g = V CNP ) = 0. V CNP is the charge neutrality point, i.e. the gate voltage for which R J (V g ) reaches a maximum, determined experimentally (cf. figure 7(A) ). Ideally at V CNP the Fermi level in graphene is set exactly at the point where conduction and valence bands meet, yielding theoretically a zero density of carriers and an infinite resistance. However in practice local fluctuations prevent from nulling exactly the density of carriers, and a finite maximum of resistance is observed. Finally, the mobility is expressed as : Vs ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae ae Figure 7 shows the sheet resistivity ρ s and the mobility µ for the junction presented earlier. Although the resistivity increases with decreasing temperature, the mobility is rather temperature insensitive. At n = 10 11 cm −2 , µ ≈ 5100 cm 2 /V/s, which is typical for graphene FETs. In non-suspended [41, 42] and suspended [30, 27] graphene junctions however, it has been reported that current annealing can improve the mobility by an order of magnitude. We applied this approach to our junctions. Up to a current density of 1.5 mA/µm, we indeed observed an increase in mobility, but only marginally (by less than a factor of 2). Above 1.5 mA/µm further annealing has no effect or degrades the mobility. Above 3 mA/µm, all the tested junctions were damaged. A systematic effect of current annealing though is the reduction of V CNP , bringing it closer to zero gate voltage in agreement with the fact that current annealing cleans the device from charges trapped in the vicinity of the junction [41, 43] . Table 1 . Summary of results on measured devices. ρ CNP is the maximum sheet resistivity at the charge neutrality point when it is accessible. µ is given at 77 K. NA stands for "not available". Table 1 sums up the values of resistivity and mobility measured on three devices. The sheet resistivity at the charge neutrality point ρ CNP at 4 K is given before current annealing. The latter was found to slightly change ρ CNP (up to +17% and down to −7%), without sizeable effect on the mobility. The mobilities are given at 77 K, but data at 4 K, when available, show that the mobility drops by ≈ 10% compared to the 77 K value.
The graphene junctions presented in this work have a sheet resistance and a mobility similar to those of state-of-the art graphene FETs, although their mobility is comparable only to unsuspended devices. However this is sufficient to fabricate graphene based Josephson junctions [42, 44] .
Before concluding, we note that related processes to transfer and suspend graphene on top of existing structures were recently published [28, 29] : in those works the transfer medium is either a PDMS or PMMA film and the electrical contact to the rest of the circuit is performed by stamping this film directly onto metallic electrodes. While these methods may be successful to build graphene FETs, no DC electrical characterization is presented although very promising results were obtained at RF-frequencies [29, 21] . Patterning contacts by metal evaporation on top of a graphene layer, as done in our process, is a well established and reliable method to obtain low resistance ohmic contacts required for DC applications, and it allows for a precise definition of the geometry of the contacts.
Conclusions
We presented a fabrication method for field-effect transistors made of a graphene monolayer sheet suspended above a local metallic gate and lying on an insulating substrate. In these first experiments, the sheet resistivities and mobilities of the devices at low temperature are comparable to those of unsuspended graphene devices. The devices described in this work constitute a viable route towards graphene-based superconducting quantum devices. First, the measured mobilities are expected to be sufficient to build graphene Josephson junctions with critical current tunable by the gate voltage. Second, in contrast with graphene devices gated by a doped substrate, using an insulating substrate provides an environment compatible with superconducting qubits and circuit-QED experiments. Indeed energy loss through the radiofrequency excitation of substrate carriers is suppressed, increasing the coherence time of quantum devices. Finally, local gating enables the independent control of individual graphene junctions on the same chip, which is decisive for scalability. The fabrication process we describe in this paper is also of interest for investigations of the nano-electromechanical properties of graphene. We finally note that the transfer and suspension method could be applied to fabricate devices incorporating 2D materials other than graphene, including boron nitride or molybdenum disulfide.
